{"id":858,"date":"2018-01-15T12:41:41","date_gmt":"2018-01-15T11:41:41","guid":{"rendered":"https:\/\/www.hsu-hh.de\/ti\/?page_id=858"},"modified":"2024-02-01T16:06:27","modified_gmt":"2024-02-01T15:06:27","slug":"forschung","status":"publish","type":"page","link":"https:\/\/www.hsu-hh.de\/ti\/forschung","title":{"rendered":"Ver\u00f6ffentlichungen"},"content":{"rendered":"\n<h2 class=\"wp-block-heading\"><strong>2021<\/strong><\/h2>\n\n\n\n<p><em>A. Klemd, P. Nowak, P. Benois, E. Gerat, B. Klauer, U. Z\u00f6lzer<\/em><br><strong>Exponential Sine Sweep Measurement Implementation Targeting FPGA Platforms<\/strong><br>International Conference on Field-Programmable Technology (FPT`21); Conference<\/p>\n\n\n\n<p><em>C. Sander, D. Meyer, B. Klauer<\/em><br><strong>A Survey of C++ based Agent Software Frameworks<\/strong><br>International Conference on Electrical, Computer and Energy Technologies (ICECET`21); Conference<\/p>\n\n\n\n<p><em>A. Klemd, J. Timmermann, B. Klauer, D. Sachau<\/em><br><strong>A Flexible Multi-Channel Feedback FxLMS Architecture for FPGA Platforms<\/strong><br>International Conference on Field-Programmable Logic and Applications (FPL`21); Conference<\/p>\n\n\n\n<p><em>D. Meyer, J. Haase, M. Eckert, B. Klauer<\/em><br><strong>A Modern Approach to Application Specific Processors for Improving the Security of Embedded Devices<\/strong><br>\u00a0IECON 2021-47rd Annual Conference of the IEEE Industrial Electronics Society<\/p>\n\n\n\n<p><em>M. Eckert, J. Kroo\u00df, B. Klauer, A. Fay F. K\u00fcmmerlen<\/em><br>L<strong>ow Latency Real-Time Deflagration Detection Using a Field Programmable Gate Array<\/strong><br>AUBE`21\/SUPDET 2021, Conference<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2020<\/strong><\/h2>\n\n\n\n<p><em>M. Eckert, J. Haase, B. Klauer<\/em><br><strong>Unifying Timer and Interrupt Management for an ARM-RISC-V-Heterogeneous Multi-Core<\/strong><br>IECON20<\/p>\n\n\n\n<p>D. Meyer<br><strong>Applying Memristor Technology in Reconfigurable Hardware<\/strong><br>Eurolab4HPC Long-Term Vision on High-Performance Computing (2nd Edition)<br><\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2019<\/strong><\/h2>\n\n\n\n<p><em>Timmermann, A. Klemd, D. Sachau, B. Klauer<\/em><br><strong>Validation and Perfomance Analysis of a Parameterizable Mormalized Feedbeck FxLMS<\/strong><br>Architecture for FPGA Platforms, INTERNOISE 2020<\/p>\n\n\n\n<p><em>M. Eckert, D. Meyer, B. Klauer<\/em><br><strong>Contrext Save and Restore of Partial Reconfiguration Regions for Xilinx FPGAs<\/strong><br>RecoSoc 2019<\/p>\n\n\n\n<p><em>D. Meyer, M.Eckert, B. Klauer<\/em><br><strong>HDL FSM Code Generation Using a MIPS-based Assembler<\/strong><br>2019 IEEE 28th International Symposium on Industrial Electronics (ISIE)<\/p>\n\n\n\n<p><em>A. Klemd, M. Eckert, B. Klauer, Hanselka, D. Sachau<\/em><br><strong>A Parameterizable Feedbeck FxLMS <\/strong><br>Architecture for FPGS Platforms, HEART 2019<\/p>\n\n\n\n<p><em>D. Meyer<\/em><br><strong><strong>Non-Volatile Processors<\/strong><\/strong><br>Whitepaper:  Implications of Memristor Technologies for Future Computing Systems<\/p>\n\n\n\n<p><em>D. Meyer<\/em><br><strong><strong><strong>Applying Memristor Technology in Reconfigurable Hardware<\/strong><\/strong><\/strong><br>Whitepaper: Implications of Memristor Technologies for Future Computing Systems<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2018<\/strong><\/h2>\n\n\n\n<p><em>Hanselka, A. Klemd, D. Sachau, B. Klauer<\/em><br><strong>Experimental results of the effect in increased filder length and sample rate of a feedback active noise control system with the FxLMS-algorithm implemented in VHDL<\/strong><br>INTER-NOISE<\/p>\n\n\n\n<p><em>M. Eckert, B. Klauer, U. Z\u00f6lzer, Benois, Nowak<\/em><strong><br>Low-Latency FIR Filter Structures Targeting FPGA Platforms<\/strong><br>Proceedings of the 7th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2017<\/strong><\/h2>\n\n\n\n<p><em>M. Eckert, D. Meyer, B. Klauer, J. Haase<\/em><strong><br>Comparison and evaluation of cache parameters for softcores on FPGAs<\/strong><br>International Conference on FPGA Reconfiguration for General-Purpose Computing, PFGA4GPC<\/p>\n\n\n\n<p><em>D. Meyer, J. Haase, M. Eckert, B. Klauer<\/em><br><strong>New attack vectors for building automation and IoT<\/strong><br>IECON 2017 &#8211; 43rd Annual Conference of the IEE Industrial Electronics Society<\/p>\n\n\n\n<p><em>B<\/em>. <em>Klauer, J. Haase, D. Meyer, M. Eckert<\/em><strong><br>Wireless sensor\/actuator device configuration by NFC with secure key exchange<\/strong><br>IEEE AFRICON<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2016<\/strong><\/h2>\n\n\n\n<p><em>J. Haase, D. Meyer, M. Eckert, B. Klauer<\/em><br><strong>Wireless sensor\/actuator device configuration by NFC<\/strong><br>IEEE International Conference on Industrial Technology (ICIT) Taipei, Taiwan <\/p>\n\n\n\n<p><em>D. Meyer, J. Haase, M. Eckert, J. Klauer<\/em><br><strong>Generic Operating-System-Support for FPGSs<\/strong><br>International Conference on FPGA Reconfiguration for General-Purpose Computing, Hamburg, Germany<\/p>\n\n\n\n<p><em>D. Meyer, J. Haase, M. Eckert, B. Klauer<\/em><br><strong>A Threat-Model for Building and Home Automation<\/strong><br>IEEE 14th International Conference on Industrial Informatics (INDIN), France<\/p>\n\n\n\n<p><em>M. Eckert, J. Haase, D. Meyer, B. Klauer<\/em><br><strong>Architectural Requirements for Constructing Hardware Supported Sandboxes<\/strong><br>International Conference on FPGA Reconfiguration for General-Purpose Computing, Hamburg, Germany<\/p>\n\n\n\n<p><em>D. Meyer, J. Haase, M. Eckert, B. Klauer<\/em><br><strong>CloudSynth &#8211; outsourcing hardware synthesis into the cloud<\/strong><br>Proceedings of the 42st Annual Conference of the IEEE Industrial Electronics Society, Florence, Italy<\/p>\n\n\n\n<p><em>D. Meyer, J. Haase, M. Eckert, B. Klauer<\/em><br><strong>Digital Hardware Synthesis as a Cloud Service<\/strong><br>Forum on Specification and Design Languages (FDL), Bremen, Germany<\/p>\n\n\n\n<p><em>M. Eckert, D. Meyer, J.. Haase, B. Klauer<\/em><br><strong>Operating System Concepts for Reconfigurable Computing: Review and Survey<\/strong><br>International Journal of Reconfigurable Computing<\/p>\n\n\n\n<p><em>M. Eckert, J. Haase, D. Meyer, B. Klauer<\/em><br><strong>System Virtual Machines in the Context of Reconfigurable Computing<\/strong><br>Proceedings of&nbsp;5th Intl. Conference on Advances in Computing, Control and Networking (ACCN), Bangkok, Thailand, September 2016<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2015<\/strong> <\/h2>\n\n\n\n<p><em>D.<\/em> <em>Meyer <\/em><br><strong>Multicore Reconfiguration Platform &#8211; A Research and Evaluation FPGA Framework for Runtime Reconfigurable Systems<\/strong><br>PhD Thesis, Helmut-Schmidt-University Hamburg, Hamburg<\/p>\n\n\n\n<p><em>D.<\/em> <em>Meyer, J. Haase, M. Eckert, B. Klauer<\/em><br><strong>Clock Speed Optimization of Partial Runtime Reconfigurable Systems by Signal Latency Measurement<\/strong><br>Proceedings of the 41st Annual Conference of the IEEE Industrial Electronics Society, Yokohama, Japan<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2014<\/strong><\/h2>\n\n\n\n<p><em>B. Klauer<\/em><br><strong>Infizierbare&nbsp;Hardware<\/strong><br>Mitteilungen der Mathematischen Gesellschaft in Hamburg<br>Band XXXIV, 2014, ISSN 0340-4358, S. 11-20<\/p>\n\n\n\n<p><em>M. Eckert <\/em><br><strong>FPGA-Based System Virtual Machines<\/strong><br>PhD Thesis, Helmut-Schmidt-University Hamburg, Holstenhofweg 85, 22043 Hamburg<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2014<\/strong><\/h2>\n\n\n\n<p><em>J. Haase, D. Meyer, M. Eckert<\/em><br>T<strong>owards Smart Building Automation for Private Homes<\/strong><br>Erste transdisziplin\u00e4re Konferenz zum Thema &#8222;Technische Unterst\u00fctzungssysteme, die die Menschen wirklich wollen&#8220;, Hamburg, Germany, December 2014<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2013<\/strong><\/h2>\n\n\n\n<p><em>B. Klauer<\/em><br><strong>The Convey Hybrid-Core Architecture<\/strong><br>High-Performance Computing Using FPGAs, Editors: Wim Vanderbauwhede and Khaled Benkrid, Springer, May 2013, Pages 431-451<br>Hardcover:&nbsp;<abbr title=\"International Standard Book Number\">ISBN<\/abbr>&nbsp;978-1-4614-1790-3<br>e-book:&nbsp;<abbr title=\"International Standard Book Number\">ISBN<\/abbr>&nbsp;978-1-4614-1791-0 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<\/p>\n\n\n\n<p><em>M. Eckert, I. Podebrad, B. Klauer<\/em><br><strong>Hardware Based Security Enhanced Direct Memory Access<\/strong><br>Communications and Multimedia Security, Editors: De Decker, Bart and Dittmann, Jana and&nbsp;Kraetzer, Christian and&nbsp;Vielhauer, Claus<br>Lecture Notes in Computer Science Vol. 8099, 2013, Pages 145-151, Softcover:&nbsp;<abbr title=\"International Standard Book Number\">ISBN<\/abbr>&nbsp;978-3-642-40779-6 &nbsp;&nbsp;<\/p>\n\n\n\n<p><br><em>B. Klauer <\/em><br><strong>Chap: The Convey Hybrid-Core Architecture, Book: High-Performance Computing Using FPGAs<\/strong><br>Editor: Vanderbauwhede, Wim AND Benkrid, Khaled, Springer Science &amp; Business Media<\/p>\n\n\n\n<p><em>D. Meyer, M. Eckert, B. Klauer<\/em><br><strong>CEB approach reduces the granularity problem of Runtime Reconfigurable System Design Flows<br><\/strong>Proceedings of the Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, Edinburgh, Scotland<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2011<\/strong><\/h2>\n\n\n\n<p><em>D. Wippig, B. Klauer<\/em><br><strong>GPU-based translation-invariant 2d discrete wavelet transform for image processing<\/strong><br>International Journal of Computers Issue 2 Vol. 5, NAUN<\/p>\n\n\n\n<p><em>D. Meyer, B. Klauer<\/em><br><strong>Multicore reconfiguration platform an alternative to RAMPSoC<\/strong><br>SIGARCH Comput. Archit. News Issue 4 Vol. 39, ACM<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2010<\/strong><\/h2>\n\n\n\n<p><em>D. Wippig, B. Klauer<\/em><br><strong>Translation-Invariant Two-Dimensional Discrete Wavelet Transform on Graphics Processing Units<\/strong>, Advances in Communications, Computers, Systems, Circuits and Devices, pp. 105-110, WSEAS Press, 2010&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2009<\/strong>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/h2>\n\n\n\n<p><em>M. Meierh\u00f6fer, B. Klauer&nbsp;&nbsp;<\/em><br><strong>TBCA &#8211; Eine Thread-basierte Cluster-Architektur<\/strong><br>22. PARS-Workshop, Juni 2009, Parsberg in der Oberpfalz.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2007<\/strong>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/h2>\n\n\n\n<p><em>M. Meierh\u00f6fer, B. Klauer<\/em><br><strong>Effiziente Verteilung von Threads in Cluster-Systemen<\/strong><br>3. Workshop Grid-Technologie f\u00fcr den Entwurf technischer Systeme, Dresden, Okt 2007.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/p>\n\n\n\n<p>M. Schelske, M. Meierh\u00f6fer, B. Klauer<br><strong>Untersuchung der Laufzeit Thread-basierter Programme auf Single- und Multicoresystemen<\/strong><br>3. Workshop Grid-Technologie f\u00fcr den Entwurf technischer Systeme, Dresden, Okt 2007.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2006<\/strong>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/h2>\n\n\n\n<p><em>D. Wippig, B. Klauer, H. Ch. Zeidler<\/em><br><strong>Unsupervised Segmentation of Naval Infrared Images through a Markov Random Field Model<\/strong><br>in Proc. of The 2006 Int. Conf. on Image Proc., Computer Vision &amp; Pattern Recog. &#8211; IPCV &#8217;06, pp. 474-489, Las Vegas, USA, Jun 2006.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <\/p>\n\n\n\n<p><em>D. Wippig, B. Klauer, O. Seidel, H. Ch.  Zeidler<\/em><br><strong>Removing the Horizon in the Edge Representation of Infrared Images<\/strong><br>in Proc. of the ASEE Mid-Atlantic Section Spring 2006 Conference, 28.-29.04.2006, New York, USA.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;<\/p>\n\n\n\n<p><em>D. Wippig, B. Klauer, H. Ch.  Zeidler&nbsp;<\/em>&nbsp;&nbsp;<br><strong>Denoising of Infrared Images by Wavelet Thresholding&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/strong>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<br>K. Elleithy et al. (eds.): Advances in Computer, Information, and Systems Sciences, and Engineering &#8211; Proceedings of IETA 2005, TeNe 2005 and EIAE 2005, S. 103-108, Springer, Dordrecht, 2006&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/p>\n\n\n\n<h2 class=\"wp-block-heading\"><strong>2005<\/strong><\/h2>\n\n\n\n<p><em>D. Wippig, B.  Klauer, H. Ch.  Zeidler<\/em><br><strong>Extraction of Ship Silhouettes Using Active Contours from Infrared Images<\/strong><br>in Proc. of the 2005 Inter. Conference on Computer Vision &#8211; Vision &#8217;05, pp. 172-177, Jun. 2005.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/p>\n\n\n\n<p><br><\/p>\n","protected":false},"excerpt":{"rendered":"<p>2021 A. Klemd, P. Nowak, P. Benois, E. Gerat, B. Klauer, U. Z\u00f6lzerExponential Sine Sweep Measurement Implementation Targeting FPGA PlatformsInternational Conference on Field-Programmable Technology (FPT`21); Conference C. Sander, D. Meyer, [&hellip;]<\/p>\n","protected":false},"author":53,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","meta":{"footnotes":""},"categories":[4],"tags":[],"class_list":["post-858","page","type-page","status-publish","hentry","category-forschung"],"_links":{"self":[{"href":"https:\/\/www.hsu-hh.de\/ti\/wp-json\/wp\/v2\/pages\/858","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.hsu-hh.de\/ti\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/www.hsu-hh.de\/ti\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/www.hsu-hh.de\/ti\/wp-json\/wp\/v2\/users\/53"}],"replies":[{"embeddable":true,"href":"https:\/\/www.hsu-hh.de\/ti\/wp-json\/wp\/v2\/comments?post=858"}],"version-history":[{"count":38,"href":"https:\/\/www.hsu-hh.de\/ti\/wp-json\/wp\/v2\/pages\/858\/revisions"}],"predecessor-version":[{"id":1393,"href":"https:\/\/www.hsu-hh.de\/ti\/wp-json\/wp\/v2\/pages\/858\/revisions\/1393"}],"wp:attachment":[{"href":"https:\/\/www.hsu-hh.de\/ti\/wp-json\/wp\/v2\/media?parent=858"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.hsu-hh.de\/ti\/wp-json\/wp\/v2\/categories?post=858"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.hsu-hh.de\/ti\/wp-json\/wp\/v2\/tags?post=858"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}